nBCM5201/BCM5202
10/100BASE-TX/FX Mini-ΦΤΜ Transceiver
GENERAL DESCRIPTION
FEATURES
EN
TI
A
L
10BASE-T/100BASE-TX/FX IEEE 802.3u compliant
Single-chip physical interface - MII to Magnetics
3.3 Volt (BCM5201) or 5 Volt (BCM5202) Operation
Intelligent Power Management with cable signal detect
Media Independent Interface (MII)
Fully-integrated digital adaptive equalizer
125 MHz clock generator and timing recovery
On-chip multi-mode transmit waveshaping
Integrated digital baseline wander correction
Full-duplex support
IEEE 802.3u-compliant Auto-Negotiation
MII management interface up to 12.5 Mbps
LED status pins
Loopback mode for diagnostics
Internal Oscillator utilizes 25 MHz Crystal
High Speed Token Ring frame length support
Compatible with 3.3 Volt and 5 Volt I/O
64-Pin TQFP for low-profile applications
80-Pin MQFP for standard applications
O
N
The BCM5201/5202 is a highly integrated solution
combining a digital adaptive equalizer, ADC, phase lock
loop, line driver, encoder, decoder and all the required
support circuitry into a single monolithic CMOS chip. It
complies fully with the IEEE 802.3u specification, including
the Media Independent Interface (MII) and AutoNegotiation subsections, providing compatibility with all
industry standard Fast Ethernet Media Access Controller
(MAC) and repeater devices.
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
FI
D
The BCM5201/5202 is a single-chip 10/100BASE-TX/FX
transceiver targeted at Fast Ethernet switches and CardBus
Network Interface devices. The BCM5201 operates at 3.3
volts while the BCM5202 operates at 5 volts. These devices
contain a full-duplex 10BASE-T/100BASE-TX/100BASEFX Fast Ethernet transceiver which performs all of the
physical layer interface functions for 10BASE-T Ethernet on
CAT 3, 4, and 5 unshielded twisted pair (UTP) cable and
100BASE-TX Fast Ethernet on CAT 5 UTP cable.
100BASE-FX is supported through the use of external fiberoptic transmit and receive devices.
D
O
A
TD±
R
RD±
PCMCIA and CardBus Adapter Cards
PCI Rev 2.2 Adapter Cards
Dual-Speed Switches
Printers and Print Servers
Transceiver Pods (MII MAU)
Computer Motherboards
Dual Speed Repeaters
Token Ring adapters, switches, and hubs
Figure 1: Functional Block Diagram
4
Multimode
Xmt DAC
10Base-T
PCS
Baseline
Wander
Correction
S/H
ADC
100Base-X
PCS
Digital
Adaptive
Equalizer
4
SD±
CRS/Link
Detection
XTALI
XTALO
Clock
Generator
RDAC
B
•
•
•
•
•
•
•
•
C
O
M
C
The effective use of digital technology in the BCM5201/
5202 design results in robust performance over a broad
range of operating scenarios. Problems inherent to mixedsignal implementations, such as analog offset and on-chip
noise, are eliminated by employing field proven digital
adaptive equalization and digital clock recovery
techniques.
APPLICATIONS
Bias
Generator
LED
Drivers
Clock
Recovery
11
MII
Registers
MII
Mgmt
Control
COL/RXEN
RXC
CRS
RXDV
RXER
RXD[3:0]
LNKLED#
SPDLED#
RCVLED#
XMTLED#
FDXLED# (BCM5202 KPF only)
Auto-Negotiation
Energy Detect
TXD[3:0]
TXEN
TXER
TXC
MODES
MDC
MDIO
ENERGY_DET
Broadcom Corporation
16215 Alton Parkway • P.O. Box 57013 • Irvine, California 92619-7013 • Phone: 949-450-8700 • Fax: 949-450-8710
BCM5201-SP3.0
March 2, 1999
