HOME＞在庫検索＞在庫情報
DM74173N
54173 DM54173 DM74173 TRI-STATE Quad D Registers General Description These four-bit registers contain D-type flip-flops with totempole TRI-STATE outputs capable of driving highly capacitive or low-impedance loads The high-impedance state and increased high-logic-level drive provide these flip-flops with the capability of driving the bus lines in a bus-organized system without need for interface or pull-up components Gated enable inputs are provided for controlling the entry of data into the flip-flops When both data-enable inputs are low data at the D inputs are loaded into their respective flipflops on the next positive transition of the buffered clock input Gate output control inputs are also provided When both are low the normal logic states of the four outputs are available for driving the loads or bus lines The outputs are disabled independently from the level of the clock by a high logic level at either output control input The outputs then present a high impedance and neither load nor drive the bus line Detailed operation is given in the function table To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels the output control circuitry is designed so that the average output disable times are shorter than the average output enable times Features Y Y Y Y Y Y Y Y Connection Diagram TRI-STATE outputs interface directly with system bus Gated output control lines for enabling or disabling the outputs Fully independent clock elminates restrictions for operating in one of two modes Parallel load Do nothing (hold) For application as bus buffer registers Typical propagation delay 18 ns Typical frequency 30 MHz Typical power dissipation 250 mW Alternate Military Aerospace device (54173) is available Contact a National Semiconductor Sales Office Distributor for specifications Function Table Dual-In-Line Package Inputs Data Enable G1 Clear H L L L L L G2 Data D X X H X L L X X X H L L X X X X L H Clock X L u u u u Output Q L Q0 Q0 Q0 L H When either M or N (or both) is (are) high the output is disabled to the high-impedance state however sequential operation of the flip-flops is not affected H e high level (steady state) L e low level (steady state) u e low-to-high level transition X e don’t care (any input including transitions) Q0 e the level of Q before the indicated steady state input conditions were established TL F 6556 – 1 Order Number 54173DMQB 54173FMQB DM54173J DM54173W or DM74173N See NS Package Number J16A N16E or W16A TRI-STATE is a registered trademark of National Semiconductor Corporation C1995 National Semiconductor Corporation TL F 6556 RRD-B30M105 Printed in U S A 54173 DM54173 DM74173 TRI-STATE Quad D Registers June 1989
宅配業者の代金引換又は商品到着後一週間以内の銀行振込となります。
