ispMACH 4000V/B/C/Z Family
®
3.3 V/2.5 V/1.8 V In-System Programmable
SuperFAST TM High Density PLDs
April 2016
Data Sheet DS1020
Broad Device Offering
Features
• Multiple temperature range support
– Commercial: 0 to 90 °C junction (Tj)
– Industrial: –40 to 105 °C junction (Tj)
– Extended: –40 to 130 °C junction (Tj)
• For AEC-Q100 compliant devices, refer to
LA-ispMACH 4000V/Z Automotive Data Sheet
High Performance
•
•
•
fMAX = 400 MHz maximum operating frequency
tPD = 2.5 ns propagation delay
Up to four global clock pins with programmable
clock polarity control
• Up to 80 PTs per output
Easy System Integration
Ease of Design
• Superior solution for power sensitive consumer
applications
• Operation with 3.3 V, 2.5 V or 1.8 V LVCMOS I/O
• Operation with 3.3 V (4000V), 2.5 V (4000B) or
1.8 V (4000C/Z) supplies
• 5 V tolerant I/O for LVCMOS 3.3, LVTTL, and
PCI interfaces
• Hot-socketing
• Open-drain capability
• Input pull-up, pull-down or bus-keeper
• Programmable output slew rate
• 3.3 V PCI compatible
• IEEE 1149.1 boundary scan testable
• 3.3 V/2.5 V/1.8 V In-System Programmable
(ISP™) using IEEE 1532 compliant interface
• I/O pins with fast setup path
• Lead-free package options
• Enhanced macrocells with individual clock,
reset, preset and clock enable controls
• Up to four global OE controls
• Individual local OE control per I/O pin
• Excellent First-Time-FitTM and refit
• Fast path, SpeedLockingTM Path, and wide-PT
path
• Wide input gating (36 input logic blocks) for fast
counters, state machines and address decoders
Zero Power (ispMACH 4000Z) and Low
Power (ispMACH 4000V/B/C)
•
•
•
•
Typical static current 10 µA (4032Z)
Typical static current 1.3 mA (4000C)
1.8 V core low dynamic power
ispMACH 4000Z operational down to 1.6 V VCC
Table 1. ispMACH 4000V/B/C Family Selection Guide
ispMACH
4032V/B/C
ispMACH
4064V/B/C
ispMACH
4128V/B/C
ispMACH
4256V/B/C
ispMACH
4384V/B/C
ispMACH
4512V/B/C
32
64
128
256
384
512
30+2/32+4
30+2/32+4/
64+10
64+10/92+4/
96+4
64+10/96+14/
128+4/160+4
128+4/192+4
128+4/208+4
tPD (ns)
2.5
2.5
2.7
3.0
3.5
3.5
tS (ns)
1.8
1.8
1.8
2.0
2.0
2.0
tCO (ns)
2.2
2.2
2.7
2.7
2.7
2.7
fMAX (MHz)
400
400
333
322
322
322
3.3/2.5/1.8V
3.3/2.5/1.8V
3.3/2.5/1.8V
3.3/2.5/1.8V
3.3/2.5/1.8V
3.3/2.5/1.8V
44 TQFP4
48 TQFP4
44 TQFP4
48 TQFP4
100 TQFP
100 TQFP
128 TQFP
144 TQFP1
100 TQFP
176 TQFP
256 ftBGA/
fpBGA3
176 TQFP
256 ftBGA/
fpBGA3
Macrocells
I/O + Dedicated Inputs
Supply Voltages (V)
Pins/Package
1.
2.
3.
4.
144 TQFP1
176 TQFP
256 ftBGA2/
fpBGA2, 3
3.3 V (4000V) only.
128-I/O and 160-I/O configurations.
Use 256 ftBGA package for all new designs. Refer to PCN#14A-07 for 256 fpBGA package discontinuance.
1.0 mm thickness.
© 2016 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1
DS1020_23.5
