TXB0102
www.ti.com
SCES641B – MAY 2007 – REVISED MAY 2012
2-BIT BIDIRECTIONAL VOLTAGE-LEVEL TRANSLATOR
WITH AUTO DIRECTION SENSING AND ±15-kV ESD PROTECTION
Check for Samples: TXB0102
FEATURES
•
1
•
2
•
•
•
•
•
Available in the Texas Instruments NanoFree™
Packages
1.2 V to 3.6 V on A Port and 1.65 V to 5.5 V on
B Port (VCCA ≤ VCCB)
VCC Isolation Feature – If Either VCC Input Is at
GND, All Outputs Are in the High-Impedance
State
OE Input Circuit Referenced to VCCA
Low Power Consumption, 4-μA Max ICC
Ioff Supports Partial-Power-Down Mode
Operation
•
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
ESD Protection Exceeds JESD 22
– A Port
– 2500-V Human-Body Model (A114-B)
– 200-V Machine Model (A115-A)
– 1500-V Charged-Device Model (C101)
– B Port
– 15-kV Human-Body Model (A114-B)
– 200-V Machine Model (A115-A)
– 1500-V Charged-Device Model (C101)
DCT OR DCU PACKAGE
(TOP VIEW)
YZP PACKAGE
(BOTTOM VIEW)
8 B1
A2
VCCA
D1
4 5 D2
A1
C1
3 6 C2
GND 2
7 VCCB
GND
B1
2 7 B2
OE
VCCB
VCCA 3
6 OE
B2
A1
1 8 A2
B1
A2 4
5 A1
B2 1
A.
Pull up resistors are not required on both sides for Logic I/O.
B.
If pull up or pull down resistors are needed, the resistor value must be over 50 kΩ.
C.
50 kΩ is a safe recommended value, if the customer can accept higher Vol or lower Voh, smaller pull up or pull down
resistor is allowed, the draft estimation is Vol = Vccout × 4.5k/(4.5k + Rpu) and Voh = Vccout × Rdw/(4.5k + Rdw).
D.
If pull up resistors are needed, please refer to the TXS0102 or contact TI.
E.
For detailed information, please refer to application note SCEA043.
DESCRIPTION/ORDERING INFORMATION
This 2-bit non-inverting translator uses two separate configurable power-supply rails. The A port is designed to
track VCCA. VCCA accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track VCCB. VCCB
accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation
between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes. VCCA should not exceed VCCB.
When the output-enable (OE) input is low, all outputs are placed in the high-impedance state.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
To ensure the high-impedance state during power up or power down, OE should be tied to GND through a
pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.
NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the
package.
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
NanoFree is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2007–2012, Texas Instruments Incorporated
