MOTOROLA
Order this document
by MC14LC5480/D
SEMICONDUCTOR TECHNICAL DATA
Advance Information
MC14LC5480
5 V PCM Codec-Filter
The MC14LC5480 is a general purpose per channel PCM Codec–Filter with
pin selectable Mu–Law or A–Law companding, and is offered in 20–pin DIP,
SOG, and SSOP packages. This device performs the voice digitization and
reconstruction as well as the band limiting and smoothing required for PCM
systems. This device is designed to operate in both synchronous and
asynchronous applications and contains an on–chip precision reference
voltage.
This device has an input operational amplifier whose output is the input to the
encoder section. The encoder section immediately low–pass filters the analog
signal with an active R–C filter to eliminate very high frequency noise from being
modulated down to the passband by the switched capacitor filter. From the
active R–C filter, the analog signal is converted to a differential signal. From this
point, all analog signal processing is done differentially. This allows processing
of an analog signal that is twice the amplitude allowed by a single–ended
design, which reduces the significance of noise to both the inverted and
non–inverted signal paths. Another advantage of this differential design is that
noise injected via the power supplies is a common–mode signal that is
cancelled when the inverted and non–inverted signals are recombined. This
dramatically improves the power supply rejection ratio.
After the differential converter, a differential switched capacitor filter band–
passes the analog signal from 200 Hz to 3400 Hz before the signal is digitized
by the differential compressing A/D converter.
The decoder accepts PCM data and expands it using a differential D/A
converter. The output of the D/A is low–pass filtered at 3400 Hz and sinX/X
compensated by a differential switched capacitor filter. The signal is then filtered
by an active R–C filter to eliminate the out–of–band energy of the switched
capacitor filter.
The MC14LC5480 PCM Codec–Filter accepts a variety of clock formats,
including Short Frame Sync, Long Frame Sync, IDL, and GCI timing
environments. This device also maintains compatibility with Motorola’s family of
Telecommunication products, including the MC14LC5472 U–Interface Transceiver, MC145474/75 S/T–Interface Transceiver, MC145532 ADPCM Transcoder, MC145422/26 UDLT–1, MC145421/25 UDLT–2, and MC3419/MC33120
SLIC.
The MC14LC5480 PCM Codec–Filter utilizes CMOS due to its reliable
low–power performance and proven capability for complex analog/digital VLSI
functions.
•
•
•
•
•
•
•
•
•
•
P SUFFIX
PLASTIC DIP
CASE 738
20
1
DW SUFFIX
SOG PACKAGE
CASE 751D
20
1
SD SUFFIX
SSOP
CASE 940C
20
1
ORDERING INFORMATION
MC14LC5480P
MC14LC5480DW
MC14LC5480SD
Plastic DIP
SOG Package
SSOP
PIN ASSIGNMENT
RO+
1
20
VAG
RO-
2
19
TI+
PI
3
18
TI-
PO-
4
17
TG
PO+
5
16
Mu/A
VDD
6
15
VSS
FSR
7
14
FST
DR
8
13
DT
BCLKR
9
12
BCLKT
10
11
MCLK
PDI
Pin for Pin Replacement for the MC145480
Single 5 V Power Supply
Typical Power Dissipation of 15 mW, Power–Down of 0.01 mW
Fully–Differential Analog Circuit Design for Lowest Noise
Transmit Band–Pass and Receive Low–Pass Filters On–Chip
Active R–C Pre–Filtering and Post–Filtering
Mu–Law and A–Law Companding by Pin Selection
On–Chip Precision Reference Voltage (1.575 V)
Push–Pull 300 Ω Power Drivers with External Gain Adjust
MC145536EVK is the Evaluation Kit that Also Includes the MC145532
ADPCM Transcoder
This document contains information on a new product. Specifications and information herein are subject to change without notice.
REV 0.1
5/96
© Motorola, Inc. 1996
MOTOROLA
MC14LC5480
1
