HOME在庫検索>在庫情報

部品型式

CY7C185-20PXC

製品説明
仕様・特性

CY7C185 64-Kbit (8 K × 8) Static RAM Features Functional Description The CY7C185[1] is a high-performance CMOS static RAM organized as 8192 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE1), an active HIGH chip enable (CE2), and active LOW output enable (OE) and tri-state drivers. This device has an automatic power-down feature (CE1 or CE2), reducing the power consumption by 70% when deselected. The CY7C185 is in a standard 300-mil-wide DIP, SOJ, or SOIC package. ■ High speed ❐ 15 ns ■ Fast tDOE ■ Low active power ❐ 715 mW ■ Low standby power ❐ 85 mW ■ CMOS for optimum speed/power ■ Easy memory expansion with CE1, CE2 and OE features ■ TTL-compatible inputs and outputs ■ Automatic power-down when deselected ■ Available in non Pb-free 28-pin (300-Mil) Molded SOJ, 28-pin (300-Mil) Molded SOIC and Pb-free 28-pin (300-Mil) Molded DIP An active LOW write enable signal (WE) controls the writing/reading operation of the memory. When CE1 and WE inputs are both LOW and CE2 is HIGH, data on the eight data input/output pins (I/O0 through I/O7) is written into the memory location addressed by the address present on the address pins (A0 through A12). Reading the device is accomplished by selecting the device and enabling the outputs, CE1 and OE active LOW, CE2 active HIGH, while WE remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input or output pins. The input or output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH. A die coat is used to insure alpha immunity. For a complete list of related documentation, click here. Logic Block Diagram I/O0 I/O1 I/O2 SENSE AMPS A1 A2 A3 A4 A5 A6 A7 A8 ROW DECODER INPUT BUFFER 8K x 8 ARRAY I/O3 I/O4 I/O5 I/O6 CE1 CE2 WE COLUMN DECODER POWER DOWN I/O7 A12 A11 A10 A0 A9 OE Note 1. For guidelines on SRAM system design, please refer to the ‘System Design Guidelines’ Cypress application note, available on the internet at www.cypress.com. Cypress Semiconductor Corporation Document Number: 38-05043 Rev. *G • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Revised November 26, 2014

ブランド

CYPRESS

会社名

Cypress Semiconductor

本社国名

U.S.A

事業概要

主力製品は、NOR型フラッシュ・メモリ、F-RAMおよびSRAM Traveoマイクロコントローラ、業界唯一のPSoCソリューション、アナログ回路、PMIC、CapSense capacitive touch-sensingコントローラ、Wireless BLE Bluetooth Low-Energy、そしてUSB connectivityソリューションである。 2015年にスパンション社と合併し、フラッシュメモリ、マイクロコントローラ、ミックスドシグナル製品およびアナログ製品も強化も行っています。

供給状況

 
Not pic File
お探し製品CY7C185-20PXCは、クレバーテックのSTAFFが在庫確認を行いメールにて見積回答致します。

「見積依頼」をクリックして どうぞお進み下さい。

お支払方法

宅配業者の代金引換又は商品到着後一週間以内の銀行振込となります。


お取引内容はこちら

0.0564758778