HOME在庫検索>在庫情報

部品型式

ICS9112M-16

製品説明
仕様・特性

ICS9112-16 Integrated Circuit Systems, Inc. Preliminary Product Preview Low Skew Output Buffer General Description Features The ICS9112-16 is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the REF input with the CLKOUT signal. It is designed to distribute high speed clocks in PC systems operating at speeds from 25 to 133 MHz. • • • ICS9112-16 is a zero delay buffer that provides synchronization between the input and output. The synchronization is established via CLKOUT feed back to the input of the PLL. Since the skew between the input and output is less than +/- 350 pS, the part acts as a zero delay buffer. • • • • • Zero input - output delay Frequency range 25 - 133 MHz (3.3V) High loop filter bandwidth ideal for Spread Spectrum applications. Less than 200 ps Jitter between outputs Skew controlled outputs Skew less than 250 ps between outputs Available in 8 pin 150 mil SOIC package 3.3V ±10% operation The ICS9112-16 comes in an eight pin 150 mil SOIC package. It has five output clocks. In the absence of REF input, will be in the power down mode. In this mode, the PLL is turned off and the output buffers are pulled low. Power down mode provides the lowest power consumption for a standby condition. Block Diagram Pin Configuration 8 pin SOIC 9112-16 Rev D 4/14/99 PRODUCT PREVIEW documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

ブランド

供給状況

 
Not pic File
お求め部品ICS9112M-16は、当社営業スタッフが在庫調査を行いemailにて結果を御報告致します。

「見積依頼」をクリックして どうぞお進み下さい。

ご注文方法

弊社からの見積回答メールの返信又はFAXにてお願いします。


お取引内容はこちら

0.0625219345