HOME在庫検索>在庫情報

部品型式

SN74ALVCH16260DGG

製品説明
仕様・特性

SN74ALVCH16260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS SCES046E – JULY 1995 – REVISED FEBRUARY 1999 D Member of the Texas Instruments D D D D D DGG OR DL PACKAGE (TOP VIEW) Widebus  Family EPIC  (Enhanced-Performance Implanted CMOS) Submicron Process ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) Latch-Up Performance Exceeds 250 mA Per JESD 17 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages OEA LE1B 2B3 GND 2B2 2B1 VCC A1 A2 A3 GND A4 A5 A6 A7 A8 A9 GND A10 A11 A12 VCC 1B1 1B2 GND 1B3 LE2B SEL description This 12-bit to 24-bit multiplexed D-type latch is designed for 1.65-V to 3.6-VCC operation. The SN74ALVCH16260 is used in applications in which two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing address and data information in microprocessor or bus-interface applications. This device also is useful in memory-interleaving applications. Three 12-bit I/O ports (A1–A12, 1B1–1B12, and 2B1–2B12) are available for address and/or data transfer. The output-enable (OE1B, OE2B, and OEA) inputs control the bus transceiver functions. The OE1B and OE2B control signals also allow bank control in the A-to-B direction. 1 56 2 55 3 54 4 53 5 52 6 51 7 50 8 49 9 48 10 47 11 46 12 45 13 44 14 43 15 42 16 41 17 40 18 39 19 38 20 37 21 36 22 35 23 34 24 33 25 32 26 31 27 30 28 29 OE2B LEA2B 2B4 GND 2B5 2B6 VCC 2B7 2B8 2B9 GND 2B10 2B11 2B12 1B12 1B11 1B10 GND 1B9 1B8 1B7 VCC 1B6 1B5 GND 1B4 LEA1B OE1B Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. The SN74ALVCH16260 is characterized for operation from –40°C to 85°C. EPIC and Widebus are trademarks of Texas Instruments Incorporated. Copyright  1999, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3–35 SN74ALVCH16260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS SCES046E – JULY 1995 – REVISED FEBRUARY 1999 logic diagram (positive logic) LE1B LE2B LEA1B LEA2B OE2B OE1B OEA SEL 2 27 30 55 56 29 1 28 G1 A1 C1 1 1D 8 23 1B1 1 C1 1D 6 2B1 C1 1D C1 1D To 11 Other Channels POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3–37

ブランド

TI

会社名

Texas Instruments Incorporated

本社国名

U.S.A

事業概要

世界25ヶ国以上に製造・販売拠点を有する国際的な半導体企業であり、デジタル情報家電、ワイヤレス、ブロードバンド市場に欠かせないデジタル信号処理を行うDSPと、それに関連するアナログIC、マイクロコントローラを主力製品としている。

供給状況

 
Not pic File
データシート
pdf
Hot Offer

弊社在庫及び仕入れ先からのOffer

型式 数量 D/C・lead 備考 選択
SN74ALVCH16260DGG 26個 N/A N/A

SN74ALVCH16260DGGを取扱っています。

当社STAFFが在庫確認を行いemailにて御回答致します。

どれか1つを選択し「見積依頼」ボタンを押してお気軽にお問合せにお進み下さい。

ご注文方法

弊社からの見積回答メールの返信又はFAXにてお願いします。


お取引内容はこちら
SN74ALVCH16260DGGの取扱い販売会社 株式会社クレバーテック  会社情報(PDF)    戻る

cb 0001506150000  0122309090000  0352310031013  0122312160000  0102401020000 

類似型番をお探しのお客様はこちらをクリックして下さい。
SN74ALVCH162244 SN74ALVCH162244DGG SN74ALVCH162244DLR SN74ALVCH162244GR SN74ALVCH162244GRG4
SN74ALVCH162260 SN74ALVCH162260DGGR SN74ALVCH162260DL SN74ALVCH162260DLR SN74ALVCH162260GR
SN74ALVCH162260GRE SN74ALVCH162260GRG SN74ALVCH162260GRG4 SN74ALVCH162260GRTSSOP5 SN74ALVCH162268
SN74ALVCH162268DGG SN74ALVCH162268DGGR SN74ALVCH162268DL SN74ALVCH162268GR SN74ALVCH162334
SN74ALVCH162334DL SN74ALVCH162334GR SN74ALVCH162334VR SN74ALVCH162344 SN74ALVCH162344DL
SN74ALVCH162344GR SN74ALVCH162344VR SN74ALVCH162373 SN74ALVCH162373GR SN74ALVCH162373LR
SN74ALVCH162374 SN74ALVCH162374DL SN74ALVCH162374GR SN74ALVCH16240 SN74ALVCH16240DGG
SN74ALVCH16240DGGR SN74ALVCH16240DL SN74ALVCH16240DLR SN74ALVCH16244 SN74ALVCH16244ADGGR
SN74ALVCH16244DGG SN74ALVCH16244DGGR SN74ALVCH16244DGVR SN74ALVCH16244DL SN74ALVCH16244DLR
SN74ALVCH16244ZQLR SN74ALVCH16245 SN74ALVCH16245DGG SN74ALVCH16245DGGR SN74ALVCH16245DGVR
SN74ALVCH16245DL SN74ALVCH16245DLR SN74ALVCH16245DW SN74ALVCH16245-EP SN74ALVCH16245KR
SN74ALVCH162525D SN74ALVCH162525DGG SN74ALVCH162525DGGR SN74ALVCH162525DL SN74ALVCH162525DLR
SN74ALVCH162525GR SN74ALVCH16260 SN74ALVCH162601 SN74ALVCH162601DL SN74ALVCH162601DLR
SN74ALVCH162601GR SN74ALVCH16260DGG SN74ALVCH16260DGGR SN74ALVCH16260DGGRG4 SN74ALVCH16260DLR
SN74ALVCH16269 SN74ALVCH16269DGGR SN74ALVCH16269DL SN74ALVCH16270 SN74ALVCH16270DGGR
SN74ALVCH16270DL SN74ALVCH16270DLR SN74ALVCH16271 SN74ALVCH16271DGGR SN74ALVCH16271DL
SN74ALVCH162721 SN74ALVCH162721DLR SN74ALVCH162721GR SN74ALVCH162820DL SN74ALVCH162820GR
SN74ALVCH162827 SN74ALVCH162827DL SN74ALVCH162827DLR SN74ALVCH162827GR SN74ALVCH162827VR
SN74ALVCH16282DBBR SN74ALVCH162830 SN74ALVCH162830GR SN74ALVCH162831GR SN74ALVCH162832GR
SN74ALVCH162835DGG SN74ALVCH162835DL SN74ALVCH162835GR SN74ALVCH162835VR SN74ALVCH162836
SN74ALVCH162836DL SN74ALVCH162836G SN74ALVCH162836GR SN74ALVCH162836VR SN74ALVCH162841
SN74ALVCH162841DGG SN74ALVCH162841DL SN74ALVCH162841GR

0.0575180054