74HC14; 74HCT14
Hex inverting Schmitt trigger
Rev. 6 — 19 September 2012
Product data sheet
1. General description
The 74HC14; 74HCT14 is a high-speed Si-gate CMOS device and is pin compatible with
Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard
No. 7A.
The 74HC14; 74HCT14 provides six inverting buffers with Schmitt-trigger action. It is
capable of transforming slowly changing input signals into sharply defined, jitter-free
output signals.
2. Features and benefits
Low-power dissipation
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from 40 C to +85 C and from 40 C to +125 C
3. Applications
Wave and pulse shapers
Astable multivibrators
Monostable multivibrators
74HC14; 74HCT14
NXP Semiconductors
Hex inverting Schmitt trigger
6. Pinning information
1
1A
terminal 1
index area
14 VCC
6.1 Pinning
1Y
2
13 6A
1A
1
14 VCC
2A
3
12 6Y
1Y
2
13 6A
2Y
4
14
11 5A
2A
3
12 6Y
3A
5
4
GND(1)
10 5Y
2Y
3Y
6
10 5Y
3Y
6
9
4A
GND
7
8
4Y
9
7
5
GND
3A
4A
8
11 5A
4Y
14
001aac499
Transparent top view
001aac498
(1) The die substrate is attached to this pad using
conductive die attach material. It cannot be used as a
supply pin or input.
Fig 4.
Pin configuration DIP14, SO14 and (T)SSOP14
Fig 5.
Pin configuration DHVQFN14
6.2 Pin description
Table 2.
Pin description
Symbol
Pin
Description
1A to 6A
1, 3, 5, 9, 11, 13
data input 1
1Y to 6Y
2, 4, 6, 8, 10, 12
data output 1
GND
7
ground (0 V)
VCC
14
supply voltage
7. Functional description
Table 3.
Function table[1]
Input
Output
nA
nY
L
H
H
L
[1]
H = HIGH voltage level;
L = LOW voltage level.
74HC_HCT14
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 6 — 19 September 2012
© NXP B.V. 2012. All rights reserved.
3 of 21