IDT79R4700
64-Bit RISC Microprocessor
Features
Available at 80-200MHz, with mode bit dependent output
clock frequencies
◆
64GB physical address space
◆
Processor family for a wide variety of embedded
applications
– LAN switches
– Routers
– Color printers
◆
True 64-bit microprocessor
– 64-bit integer operations
– 64-bit floating-point operations
– 64-bit registers
– 64-bit virtual address space
◆
High-performance microprocessor
– 260 Dhrystone MIPS at 200MHz
– 100 peak MFLOP/s at 200MHz
– Two-way set associative caches
– Simple 5-stage pipeline
◆ High level of integration
– 64-bit, 200 MHz integer CPU
– 64-bit floating-point unit
– 16KB instruction cache
– 16KB data cache
– Flexible MMU with large, fully associative TLB
◆ Low-power operation
– 3.3V power supply, for the “RV” part
– 5V power supply, for the “R” part
– Dynamic power management
– Standby mode reduces internal power
◆
Fully software & pin-compatible with 40XX Processor Family
◆ Available in 179-pin PGA or 208-pin QFP
◆
Description
The IDT79R4700 64-bit RISC Microprocessor is both software and
pin-compatible with the R4XXX processor family. With 64-bit processing
capabilities, the R4700 provides more computational power and data
movement bandwidth than is delivered to typical embedded systems by
32-bit processors.
The R4700 is upwardly software compatible with the IDT79R3000™
microprocessor family, including the IDTRISController™ 79R3051™,
R3052™, R3041™, R3081™ as well as the R4640™, R4650™, RC64474/
475™ and R5000™. An array of development tools facilitates rapid
development of R4700-based systems, allowing a variety of customers
access to the MIPS Open Architecture philosophy.
Block Diagram
Data Tag A
Data Set A
Instruction Set A
DTLB Physical
Store Buffer
Data Tag B
SysAD
Instruction Select
Write Buffer
Address Buffer
Read Buffer
Instruction Tag A
Instruction Register
ITLB Physical
Data Set B
Instruction Set B
Instruction Tag B
DBus
IBus
Control
Tag
Floating-point/Integer
Multiply
Floating-point Control
Floating-point
Add/Sub/Cvt/Div/Sqrt
Integer Divide
Joint TLB
Integer Register File
Integer/Address Adder
Coprocessor 0
DVA
Data TLB Virtual
Integer Control
Unpacker/Packer
AuxTag
Load Aligner
Floating-point
Register File
Shifter/Store Aligner
Logic Unit
PC Incrementer
System/Memory
Control
Branch Adder
IVA
Phase Lock Loop, Clocks
Instruction TLB Virtual
Program Counter
The IDT logo is a trademark and RC32134, RC32364, RC64145, RC64474, RC64475, RC4650, RC4640, RC4600,RC4700 RC3081, RC3052, RC3051, RC3041, RISController, and RISCore are trademarks of Integrated Device Technology, Inc.
1 of 25
© 2008 Integrated Device Technology, Inc.
December 5, 2008
DSC 9096