HOME在庫検索>在庫情報

部品型式

CY74FCT162500ATP

製品説明
仕様・特性

Data sheet acquired from Cypress Semiconductor Corporation. Data sheet modified to remove devices not offered. 18-Bit Registered Transceivers SCCS056A - August 1994 - Revised October 2001 Features • • • • • • • • CY74FCT16500T CY74FCT162500T Functional Description FCT-C speed at 4.6 ns Ioff supports partial-power- mode operation Edge-rate control circuitry for significantly improved noise characteristics Typical output skew < 250 ps ESD > 2000V TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages Industrial temperature range of −40˚C to +85˚C VCC = 5V ± 10% These 18-bit universal bus transceivers can be operated in transparent, latched, or clock modes by combining D-type latches and D-type flip-flops. Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock inputs (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the HIGH-to-LOW transition of CLKAB. OEAB performs the output enable function on the B port. Data flow from B-to-A is similar to that of A-to-B and is controlled by OEBA, LEBA, and CLKBA. CY74FCT16500T Features: • 64 mA sink current, 32 mA source current • Typical VOLP (ground bounce) <1.0V at VCC = 5V, TA = 25˚C This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. CY74FCT162500T Features: • Balanced 24 mA output drivers • Reduced system switching noise • Typical VOLP (ground bounce) <0.6V at VCC = 5V, TA= 25˚C The CY74FCT16500T is ideally suited for driving high-capacitance loads and low-impedance backplanes. The CY74FCT162500T has 24-mA balanced output drivers with current limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162500T is ideal for driving transmission lines. SSOP/TSSOP Top View Logic Block Diagram OEAB LEAB 1 56 2 55 GND CLKAB A1 3 54 B1 GND 4 53 GND A2 5 52 B2 A3 6 51 B3 VCC 7 50 VCC A4 49 B4 OEBA 8 A5 9 48 B5 CLKAB A6 10 47 B6 GND 11 46 GND A7 12 13 45 B7 44 B8 A9 A 10 14 43 B9 15 42 B10 A 11 16 41 B11 A 12 17 40 B12 GND 18 39 38 GND B13 OEAB CLKBA LEBA LEAB C A8 C B1 A1 D D C C A 13 19 D D A 14 20 37 B14 A 15 21 36 B15 VCC 22 35 VCC A 16 A 17 23 34 B16 24 25 33 B17 32 GND 26 31 B18 27 30 CLKBA 28 29 GND TO 17 OTHER CHANNELS FCT16500-1 GND A 18 OEBA LEBA FCT16500-2 Copyright © 2001, Texas Instruments Incorporated

ブランド

供給状況

 
Not pic File
お探し製品CY74FCT162500ATPは、clevertechの営業担当が市場確認を行いemailにて結果を御報告致します。

「見積依頼」をクリックして どうぞお問合せ下さい。

ご注文方法

弊社からの見積回答メールの返信又はFAXにてお願いします。


お取引内容はこちら

0.0682158470