T
R
I
Q
U
I
N
T
S E M I C O N D U C T O R, I N C .
GA1210E
Figure 1. Block Diagram
VDD
T1
CLKIN
FBIN
EN2
INV1
T0
GND
8
7
6
5
4
3
2
1
PHASE-LOCKED
LOOP (PLL)
Clock Doubler /
Two-Phase Generator
CONTROL
LOGIC
MUX
DIVIDE LOGIC
Features
9
GND
OUTPUT
BUFFER
OUTPUT
BUFFER
OUTPUT
BUFFER
OUTPUT
BUFFER
OUTPUT
BUFFER
10
11
12
13
14
15
16
Q1
Q2
Q3
Q4
Q5
VDD
Q0
TriQuint’s GA1210E is a low-skew TTL-level clock doubler chip. It produces
multiple clock outputs, at precisely 2X the input frequency, which are all
phase-aligned to a periodic clock input signal. The GA1210E can generate
clocks up to 100 MHz, making it an ideal solution for high-speed clock
generation and routing.
The GA1210E guarantees precise clock control. The delay through the part
is typically ± 250 ps. Skew at all six outputs is maintained to ± 250 ps,
typically. When used with TriQuint's GA1110E multi-phase low-skew
buffer, a complete system clocking solution can be achieved.
The capability to double clock signals while maintaining tight control over
the phase and frequency of the output clocks is accomplished with the use
of a 400 MHz internal phase-locked loop (PLL). By feeding back one of the
1X frequency output clocks (to FBIN), the on-chip PLL can continuously
maintain synchronization between the input clock (CLKIN) and all six
outputs. Any drift or variation in the system clock will be matched and
tracked at the six outputs of the GA1210E.
• 2X clock multiple generator
• Two-phase clock generator
• Zero propagation delay
• Output skew controlled to
± 250 ps (typ) ± 500 ps (max)
• Available in 20, 25, 33, 40 and
50 MHz versions
SYSTEM TIMING
PRODUCTS
OUTPUT
BUFFER
• High-drive, symmetric TTLcompatible outputs with
rise time of 1.0 ns
• Self-contained on-chip 400 MHz
phase-locked loop (PLL)
• Special test mode
• 130 mA operating current (typ),
160 mA (max)
• Standard 16-pin DIP and
28-pin surface-mount packages
The GA1210E offers several different configurations to accommodate the
designer’s high-speed clocking requirements. In addition to providing 2X
outputs at 40–100 MHz frequencies, the GA1210E can also be configured
to generate non-overlapping two-phase clocks. The combination of high
speed and a selectable two-phase capability makes it ideal for clocking
state machine and pipeline logic.
For additional information and latest specifications, see our website: www.triquint.com
1
