IDT77V252
155 Mbps ATM SAR Controller
With ABR Support for PCI-based
Networking Applications
x
Utility Bus Interface for PHY Management
Serial EEPROM Interface
x EPROM Interface
x
PCI 2.1 Compliant
x UNI 3.1, TM 4.0 Compliant
x Meets PCI Bus Power Management and Interface
Specification Revision 1.1
x
Pin Compatible with IDT 77211 SAR
x Commercial and Industrial Temprature Ranges
x 208-Lead PQFP Package (28 x 28mm)
x
Software Drivers:
– SARWIN 2 Demonstration Program
– NDIS Driver
– Vx Works (3rd party)
– Linux (3rd party)
VHUXWDH)
VHUXWDH)
VHUXWDH)
VHUXWDH)
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
Full-duplex Segmentation and Reassembly (SAR) at 155
Mbps "wire-speed" (310 Mbps aggregate speed)
Operates with ATM Networks up to 155.52 Mbps
Stand-alone Controller: Embedded Processor not required
Performs ATM Layer Protocol Functions
Supports AAL5, AAL3/4, AAL0 and Raw Cell Formats
Supports Constant Bit Rate (CBR), Variable Bit Rate (VBR),
and Unassigned Bit Rate (UBR), and Available Bit Rate
(ABR) Service Classes
Segments and Reassembles CS-PDUs into Host Memory
Up to 16K Open Transmit Connections
Up to 16K Simultaneous Receive Connections
ABR, VBR, UBR Selectable per VC Time-out
Automatic AAL5 Padding
Four Buffer Pools for Independent or Chained Reassembly
Supports Any Buffer Alignment Condition
Free Bufffer Queues Mapped Into PCI Memory Space
Rx FIFO Size (Configurable to 1024 Kbytes)
Configurable Transmit FIFO Depth for Reduced Latency
Supports Big and Little Endian Data Transfers
Null Cell Disable Option During Transmit
NAND Test Mode
RM Cell Handling
UTOPIA Level 1 Interface to PHY
QRLWSLUFVH'
QRLWSLUFVH'
QRLWSLUFVH'
QRLWSLUFVH'
x
The IDT77252 NICStAR™ is a member of IDT's family of products for
Asynchronous Transfer Mode (ATM) networks. The ABR SAR performs
both the ATM Adaptation Layer (AAL) Segmentation and Reassembly
(SAR) function and the ATM layer protocol functions.
A Network Interface Card (NIC) or internetworking product based on
the ABR SAR uses host memory, rather than local memory, to reassemble Convergence Sublayer Protocol Data Units (CS-PDUs) from
ATM cell payloads received from the network. When transmitting, as
CS-PDUs become ready, they are queued in host memory and
PDUJDL' NFRO% ODQRLWFQX) OHYH/PHWV
PDUJDL' NFRO% ODQRLWFQX) OHYH/PHWV
PDUJDL' NFRO% ODQRLWFQX) OHYH/PHWV
PDUJDL' NFRO% ODQRLWFQX) OHYH/PHWV
16K x 32 to 512K x 32
SRAM
PCI BUS
32
EPROM
8
PCI Interface
Rx UTOPIA Bus
8
33MHZ
32
IDT77252
155Mbps
PCI ATM
ABR SAR
155Mbps
2
Tx UTOPIA Bus
8
PHY
2
Utility Bus
8
80.0MHZ OSC.
EEPROM
4057 drw 01
1 of 17
2001 Integrated Device Technology, Inc.
January 16, 2001
DSC 4057/8
