MOTOROLA
Freescale Semiconductor, Inc.
SEMICONDUCTOR TECHNICAL DATA
Low Voltage 1:10 CMOS
Clock Driver
Order this document
by MPC946/D
MPC946
See Upgrade Product – MPC9446
Freescale Semiconductor, Inc...
The MPC946 is a low voltage CMOS, 1:10 clock buffer. The 10 outputs
can be configured into a standard fanout buffer or into 1X and 1/2X combinations. The ten outputs were designed and optimized to drive 50Ω
series or parallel terminated transmission lines. With output to output
skews of 350ps the MPC946 is an ideal clock distribution chip for synchronous systems which need a tight level of skew from a large number of
outputs. For a similar product with more outputs consult the MPC949 data
sheet.
•
•
•
•
•
•
•
LOW VOLTAGE
1:10 CMOS CLOCK DRIVER
2 Selectable LVCMOS/LVTTL Clock Inputs
350ps Output to Output Skew
Drives up to 20 Series Terminated Independent Clock Lines
Maximum Input/Output Frequency of 150MHz
Tristatable Outputs
32–Lead LQFP Packaging
3.3V VCC Supply
With an output impedance of approximately 7Ω, in both the HIGH and
the LOW logic states, the output buffers of the MPC946 are ideal for driving series terminated transmission lines. More specifically each of the 10
MPC946 outputs can drive two series terminated transmission lines. With
FA SUFFIX
LQFP PACKAGE
this capability, the MPC946 has an effective fanout of 1:20 in applications
CASE 873A
using point–to–point distribution schemes.
The MPC946 has the capability of generating 1X and 1/2X signals from
a 1X source. The design is fully static, the signals are generated and
retimed inside the chip to ensure minimal skew between the 1X and 1/2X
signals. The device features selectability to allow the user to select the
ratio of 1X outputs to 1/2X outputs.
Two independent LVCMOS/LVTTL compatible clock inputs are available. Designers can take advantage of this feature to
provide redundant clock sources or the addition of a test clock into the system design. With the TCLK_Sel input pulled HIGH the
TCLK1 input is selected.
All of the control inputs are LVCMOS/LVTTL compatible. The Dsel pins choose between 1X and 1/2X outputs. A LOW on the
Dsel pins will select the 1X output. The MR/Tristate input will reset the internal flip flops and tristate the outputs when it is forced
HIGH.
The MPC946 is fully 3.3V compatible. The 32–lead LQFP package was chosen to optimize performance, board space and
cost of the device. The 32–lead LQFP has a 7x7mm body size with a conservative 0.8mm pin spacing.
Rev 2
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA
For More Information On This Product,
Go to: www.freescale.com
607
6
