PLDC20G10B
PLDC20G10
USE ULTRA37000™ FOR
ALL NEW DESIGNS
CMOS Generic 24-Pin Reprogrammable
Logic Device
Features
• CMOS EPROM technology for reprogrammability
• Highly reliable
• Fast
— Commercial: tPD = 15 ns, tCO = 10 ns, tS = 12 ns
— Military: tPD = 20 ns, tCO = 15 ns, tS = 15 ns
• Low power
— ICC max.: 70 mA, commercial
— ICC max.: 100 mA, military
• Commercial and military temperature range
• User-programmable output cells
— Selectable for registered or combinatorial operation
— Output polarity control
— Output enable source selectable from pin 13 or
product term
• Generic architecture to replace standard logic
functions including: 20L10, 20L8, 20R8, 20R6, 20R4,
12L10, 14L8, 16L6, 18L4, 20L2, and 20V8
• Eight product terms and one OE product term per output
— Uses proven EPROM technology
— Fully AC and DC tested
— Security feature prevents logic pattern duplication
— ±10% power supply voltage and higher noise
immunity
Functional Description
Cypress PLD devices are high-speed electrically programmable logic devices. These devices utilize the sum-of-products
(AND-OR) structure providing users the ability to program
custom logic functions for unique requirements.
In an unprogrammed state the AND gates are connected via
EPROM cells to both the true and complement of every input.
By selectively programming the EPROM cells, AND gates may
be connected to either the true or complement or disconnected
from both true and complement inputs.
Logic Block Diagram
VSS
I
I
I
I
I
I
I
I
I
I
CP/I
12
11
10
9
8
7
6
5
4
3
2
1
PROGRAMMABLE
AND ARRAY
8
OUTPUT
CELL
OUTPUT
CELL
8
OUTPUT
CELL
OUTPUT
CELL
OE
OUTPUT
CELL
8
OE
OUTPUT
CELL
8
OE
OUTPUT
CELL
8
OE
OUTPUT
CELL
8
OE
OUTPUT
CELL
8
OE
8
OE
8
OE
8
OUTPUT
CELL
13
14
15
16
17
18
19
20
21
22
23
24
I/OE
I/O 9
I/O 8
I/O 7
I/O 6
I/O 5
I/O 4
I/O 3
I/O 2
I/O 1
I/O 0
V CC
STD PLCC
Top View
NC
I
I
NC
I
I
NC
5
6
7
8
9
10
11
25
24
23
PLDC20G10
PLDC20G10B 22
21
20
121314 1516 1718 19
4 3 2 1 2827 26
I/O 2
I/O 3
I/O 4
I/O 5
I/O 6
I/O 7
NC
I
I
I
NC
I
I
I
5
6
7
8
9
10
11
25
24
23
CG7C323–A
CG7C323B–A 22
21
20
121314 1516 1718 19
I/O 2
I/O 3
I/O 4
NC
I/O 5
I/O 6
I/O 7
I
I
I
I
I
I
I
NC
I/OE
I/O 9
I/O 8
4 3 2 1 2827 26
NC
I/O 2
I/O 3
I/O 4
I/O 5
I/O 6
I/O 7
V
SS
I/OE
I/O 9
I/O 8
4 3 2 1 282726
25
24
23
PLDC20G10 22
PLDC20G10B
21
20
19
12131415161718
[1]
I
I
CP/I
NC
V CC
I/O0
I/O 1
NC
I
I
CP/I
V
CC
I/O 0
I/O 1
5
6
7
8
9
10
11
V SS
I/OE
I/O9
I/O8
NC
I
I
I
I
I
I
NC
JEDEC PLCC
Top View
I
I
I
CP/I
V CC
I/O0
I/O1
LCC
Top View
VSS
Pin Configurations
Note:
1. The CG7C323 is the PLDC20G10 packaged in the JEDEC-compatible 28-pin PLCC pinout. Pin function and pin order is identical for both PLCC pinouts. The
difference is in the location of the “no connect” or NC pins.
Cypress Semiconductor Corporation
Document #: 38-03010 Rev. *A
•
3901 North First Street
•
San Jose, CA 95134
•
408-943-2600
Revised April 20, 2004
