STLC7546
MODEM (V.34bis) ANALOG FRONT END
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
GENERAL-PURPOSE SIGNAL PROCESSING
ANALOG FRONT END (AFE)
TARGETED FOR V.34bis MODEM AND
BUSINESS AUDIO APPLICATIONS
16-BIT OVERSAMPLING Σ∆ A/D AND D/A
CONVERTERS
89dB SIGNAL-TO-(NOISE+DISTORTION) RATIO FOR SAMPLING FREQUENCY (FS) UP
TO 16kHz @5V
94dB DYNAMIC RANGE @5V
MAX SAMPLING FREQUENCY : 45kHz
PROGRAMMABLE ADC AND DAC OVERSAMPLING FREQUENCIES. OVERSAMPLING FREQUENCY = N x 32 x FS, N = 2, 3,
4, 5, 6. THE OVERSAMPLING FREQUENCY
CAN BE FROM 0.5MHz TO 2.88MHz
MAX. SAMPLING FREQUENCY : 22.5kHz
FILTER BANDWIDTHS :
0.425 x THE SAMPLING FREQUENCY
ON-CHIP REFERENCE VOLTAGE
DIFFERENTIAL OUTPUT WITH PROGRAMMABLE ATTENUATION : 0dB,6dB OR INFINITE
TWO SETS OF DIFFERENTIAL INPUTS WITH
PROGRAMMABLE GAINS OF 0dB AND 6dB
16-BIT SYNCHRONOUS SERIAL INTERFACE
WHOSE OPERATION IS EITHER HARDWARE
OR SOFTWARE CONTROLLABLE
SINGLE POWER SUPPLYRANGE : 5V ±5% OR
DOUBLE POWER SUPPLY : +3.3 TO 5V ±5%
DIGITALPART ; 5.0V ±5% ANALOGPART
LOW POWER CONSUMPTION : 100mW OPERATING POWER AT THE NOMINAL FREQUENCY OF 1.536MHz AND 5.0V SINGLE
SUPPLY (70mW @ 3.3V). LESS THAN 50µW
IN THE LOW POWER MODE WHEN THE
MCLK NOT RUNNING
0.8µm CMOS PROCESS
TQFP44 AND PLCC28 PACKAGES
This device has a 16-bit oversampling ADC and
DAC, filters and control logic for the serial interface.
The oversampling frequencies for the ADC and
DAC are user programmable.
The device operation is controlled by reading the
16-bit information control register.
The major functions of the STLC7546 are :
- To convert the audio-signal to 16-bit 2’s complement data format through the ADC channel.
- To communicate with an external digital signal
processor via serial interface logic.
- To convert 16-bit 2’s complement data from a
digital signal processorto an audio signal through
the DAC channel.
The STLC7546 consists of two signal-processing
channels, an ADC channel and a DAC channel,
and the associated digital control. The two channels operate synchronously so that the transmitted
data to the DAC channel and received data from
the ADC channel occur during the same time interval. The data transfer is in 2s complement format.
To save power, e.g. in lap-top modem applications,
the low-power reset mode can be used to reduce
the power consumption to less than 1mW.
PLCC28
(Plastic Leaded Chip Carrier Package)
ORDER CODE : STLC7546CFN
DESCRIPTION
The STLC7546 is a high-resolution analog-to-digital and digital-to-analog converter targeted for
V.34bis modem and consumer audio applications.
November 1998
TQFP44 (10 x 10 x 1.4mm)
(Thin Plastic Quad Flat Package)
ORDER CODE : STLC7546TQFP4Y
1/16
