XOSM-52
Vishay Dale
Half Size Clock Oscillator Enable/Disable
FEATURES
•
•
•
•
•
•
•
•
•
The XOSM-52 series oscillator is half size, has tri-state
enable/disable controlled function. The metal package with
pin 4 case ground acts as shielding to minimize EMI
radiation.
Size: 8 pin half size
Industry standard
Tri-state enable/disable
Wide frequency range
Low cost
Resistance weld package
5V
Compliant to RoHS Directive 2002/95/EC
Halogen-free according to IEC 61249-2-21 definition
STANDARD ELECTRICAL SPECIFICATIONS
PARAMETER
SYMBOL
CONDITION
VALUE
FO
-
1.000 MHz to 100.000 MHz
all conditions
Frequency range
± 25 ppm, ± 50 ppm, ± 100 ppm
Frequency stability (1)
0 ºC to 70 ºC
Operating temperature range
TOPR
-
Storage temperature range
TSTG
-
- 55 ºC to + 125 ºC
Power supply voltage
VDD
-
5.0 V ± 10 %
Aging (first year)
- 40 ºC to + 85 ºC (option)
25 ºC ± 3 ºC
Supply current
20 mA max.
24.000 MHz to 49.999 MHz
IDD
± 5 ppm
1.000 MHz to 23.999 MHz
30 mA max.
50.000 MHz to 69.999 MHz
40 mA max.
70.000 MHz to 100.000 MHz
60 mA max.
Sym
at 1/2 VDD
40 %/60 % (45 %/55 % option)
Rise time
tr
20 % VDD to 80 % VDD
10 ns max.
Fall time
tf
80 % VDD to 20 % VDD
10 ns max.
VOH
-
90 % VDD min.
VOL
TTL load
-
10 % VDD max.
1 TTL to 10 TTL
to 50M: 50 pF
to 70M: 30 pF
to 100M: 15 pF
10 ms max.
-
pin 1 = H or open (output active at pin 5)
Output symmetry
Output voltage
Output load
HCMOS load
Start-up time
ts
Pin 1, tri-state function
Note
(1) Include: 25 °C tolerance, operating temperature range, input voltage change, aging, load change, shock vibration
DIMENSIONS in inches [millimeters]
STANDARD PIN ORIENTATION
0.508
[12.9] max.
0.300 ± 0.004
[7.62 ± 0.102]
1
8
0.306
[7.77]
max.
4
STD
5
0.512
[13.1] max.
- 85 PIN ORIENTATION
0.426 ± 0.004
[10.82 ± 0.102]
HCMOS TEST CIRCUIT
A
0.508
[12.9] max.
0.300 ± 0.004
[7.62 ± 0.102]
+ 5.0 V
+ 3.3 V
Note
0.018
[0.45]
Document Number: 35026
Revision: 08-Mar-11
0.070 [1.78] max.
ENABLE/DISABLE FUNCTION
INPUT (PIN 1) OUTPUT (PIN 5)
OPEN
ENABLE
VIH ≥ 2.2 VDC
ENABLE
PIN
#1
#4
#5
#8
CONNECTION
N.C
GND
OUTPUT
VDD
- 85
1
CMOS Load
CL (1)
#5
#4
#8
#1
CL = 15 pF or 50 pF
(see individual
spec. sheet)
5
4
(1)
0.300 ± 0.004
[7.62 ± 0.102]
0.508
[12.9] max.
Test Point
0.01 µF
V
8
0.512
[13.1] max.
Includes Stray and Probe Capacitance
0.300 ± 0.004
[7.62 ± 0.102]
0.508
[12.9] max.
0.018
[0.45]
For technical questions, contact: frequency@vishay.com
INH
Enable/Disable function
HCMOS OUTPUT WAVEFORM
Tr
Tf
VOH
90 %VDD
50 %VDD
VOL
10 %VDD
GND
T1
T0 = 1/Fo
SYMMETRY =
T1
x 100 %
T0
www.vishay.com
31
