HOME>在庫検索>在庫情報
74HC4024
74HC4024 7-stage binary ripple counter Rev. 9 — 28 April 2016 Product data sheet 1. General description The 74HC4024 is a 7-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (Q0 to Q6). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of CP. Each counter stage is a static toggle flip-flop. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits Low-power dissipation Complies with JEDEC standard no. 7A CMOS input levels ESD protection: HBM JESD22-A114F exceeds 2000 V MM JESD22-A115-A exceeds 200 V. Multiple package options Specified from 40 C to +80 C and from 40 C to +125 C. 3. Applications Frequency dividing circuits Time delay circuits.
お買い上げ小計が1万円以上の場合は送料はサービスさせて頂きます。1万円未満の場合、また時間指定便はお客様負担となります。(送料は地域により異なります。)