FINAL
COM’L: -12/15/20, Q-20/25
MACH435-12/15/20, Q-20/25
Lattice Semiconductor
High-Density EE CMOS Programmable Logic
DISTINCTIVE CHARACTERISTICS
s 84 Pins in PLCC
s Flexible clocking
s 128 Macrocells
— Four global clock pins with selectable edges
— Asynchronous mode available for each
macrocell
s 8 “PAL33V16” blocks
s 12 ns tPD
s 83.3 MHz fCNT
s 70 Inputs with pull-up resistors
s 64 Outputs
s 192 Flip-flops
— 128 Macrocell flip-flops
— 64 Input flip-flops
s Up to 20 product terms per function, with XOR
s Input and output switch matrices for high
routability
s Fixed, predictable, deterministic delays
s Pin compatible with MACH130, MACH131,
MACH230, and MACH231
GENERAL DESCRIPTION
The MACH435 is a member of our high-performance
EE CMOS MACH 4 family. This device has approximately twelve times the macrocell capability of the
popular PAL22V10, with significant density and functional features that the PAL22V10 does not provide.
The MACH435 consists of eight PAL blocks interconnected by a programmable central switch matrix. The
central switch matrix connects the PAL blocks to each
other and to all input pins, providing a high degree of
connectivity between the fully-connected PAL blocks.
This allows designs to be placed and routed efficiently.
Routability is further enhanced by an input switch matrix
and an output switch matrix. The input switch matrix
provides input signals with alternative paths into the
central switch matrix; the output switch matrix provides
flexibility in assigning macrocells to I/O pins.
The MACH435 has macrocells that can be configured
as synchronous or asynchronous. This allows designers
to implement both synchronous and asynchronous logic
together on the same device. The two types of design
can be mixed in any proportion, since the selection on
each macrocell affects only that macrocell.
Up to 20 product terms per function can be assigned. It
is possible to allocate some product terms away from a
macrocell without losing the use of that macrocell for
logic generation.
The MACH435 macrocell provides either registered or
combinatorial outputs with programmable polarity. If a
registered configuration is chosen, the register can be
configured as D-type, T-type, J-K, or S-R to help reduce
the number of product terms used. The flip-flop can also
be configured as a latch. The register type decision can
be made by the designer or by the software.
All macrocells can be connected to an I/O cell through
the output switch matrix. The output switch matrix
makes it possible to make significant design changes
while minimizing the risk of pinout changes.
Publication# 17469 Rev. E
Issue Date: May 1995
Amendment /0
