HYB 39S128400/800/160CT(L)
128-MBit Synchronous DRAM
128-MBit Synchronous DRAM
• High Performance:
• Multiple Burst Read with Single Write
Operation
-7
-7.5
-8
Units
fCK
143
133
125
MHz
• Automatic and Controlled Precharge
Command
tCK3
7
7.5
8
ns
• Data Mask for Read/Write Control (x4, x8)
tAC3
5.4
5.4
6
ns
• Data Mask for byte control (x16)
tCK2
7.5
10
10
ns
• Auto Refresh (CBR) and Self Refresh
tAC2
5.4
6
6
ns
• Power Down and Clock Suspend Mode
• 4096 Refresh Cycles / 64 ms
• Single Pulsed RAS Interface
• Random Column Address every CLK
(1-N Rule)
• Fully Synchronous to Positive Clock Edge
• Single 3.3 V ± 0.3 V Power Supply
• 0 to 70 °C operating temperature
• LVTTL Interface
• Four Banks controlled by BA0 & BA1
• Plastic Packages:
P-TSOPII-54 400mil x 875 mil width
(x4, x8, x16)
• Programmable CAS Latency: 2, 3
• Programmable Wrap Sequence: Sequential
or Interleave
• -7
for PC 133 2-2-2 applications
-7.5 for PC 133 3-3-3 applications
-8
for PC100 2-2-2 applications
• Programmable Burst Length:
1, 2, 4, 8 and full page
The HYB 39S128400/800/160CT are four bank Synchronous DRAM’s organized as 4
banks × 8MBit x4, 4 banks × 4MBit x8 and 4 banks × 2Mbit x16 respectively. These synchronous
devices achieve high speed data transfer rates by employing a chip architecture that prefetches
multiple bits and then synchronizes the output data to a system clock. The chip is fabricated using
the Infineon advanced 0.17 micron process technology.
The device is designed to comply with all industry standards set for synchronous DRAM products,
both electrically and mechanically. All of the control, address, data input and output circuits are
synchronized with the positive edge of an externally supplied clock.
Operating the four memory banks in an interleave fashion allows random access operation to occur
at a higher rate than is possible with standard DRAMs. A sequential and gapless data rate is
possible depending on burst length, CAS latency and speed grade of the device.
Auto Refresh (CBR) and Self Refresh operation are supported. These devices operate with a single
3.3 V ± 0.3 V power supply and are available in TSOPII packages.
INFINEON Technologies
1
9.01
