ispLSI 3448
®
Functional Block Diagram
J3
J2
J1
...
J0
Output Routing Pool (ORP)
H3
Output Routing Pool (ORP)
H1
H0
G3
D Q
D Q
K1
G2
OR
Array
D Q
K2
G1
K3
D Q
D Q
OR
Array
Twin
GLB
G0
D Q
...
• ispLSI FEATURES:
— 5V In-System Programmable (ISP™) Using Lattice
ISP or Boundary Scan Test (IEEE 1149.1) Protocol
— Increased Manufacturing Yields, Reduced Time-toMarket, and Improved Product Quality
— Reprogram Soldered Devices for Faster Debugging
H2
K0
...
• HIGH-PERFORMANCE E2CMOS® TECHNOLOGY
— fmax = 90 MHz Maximum Operating Frequency
— tpd = 12 ns Propagation Delay
— TTL Compatible Inputs and Outputs
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100% Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power
Output Routing Pool (ORP)
D Q
D Q
D3
N0
D2
N1
Global Routing Pool
(GRP)
N2
D1
D0
N3
A0
A1
A2
A3
Output Routing Pool (ORP)
C0
...
C1
Output Routing Pool (ORP)
Output Routing Pool (ORP)
Boundary
Scan
C2
Output Routing Pool (ORP)
• HIGH-DENSITY PROGRAMMABLE LOGIC
— 224 I/O
— 20000 PLD Gates
— 672 Registers
— High Speed Global Interconnect
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
AND Array
Features
C3
Output Routing Pool (ORP)
• 100% IEEE 1149.1 BOUNDARY SCAN COMPATIBLE
0139/3448
• OFFERS THE EASE OF USE AND FAST SYSTEM
SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY
OF FIELD PROGRAMMABLE GATE ARRAYS
— Complete Programmable Device Can Combine Glue
Logic and Structured Designs
— Enhanced Pin Locking Capability
— Five Dedicated Clock Inputs
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control to Minimize Switching Noise
— Flexible I/O Placement
— Optimized Global Routing Pool Provides Global
Interconnectivity
Description
The ispLSI 3448 is a High-Density Programmable Logic
Device containing 672 Registers, 224 Universal I/Os, five
Dedicated Clock Inputs, 14 Output Routing Pools (ORP)
and a Global Routing Pool (GRP) which allows complete
inter-connectivity between all of these elements. The
ispLSI 3448 features 5V in-system programmability and
in-system diagnostic capabilities. The ispLSI 3448 offers
non-volatile reprogrammability of the logic, as well as the
interconnect to provide truly reconfigurable systems.
The basic unit of logic on the ispLSI 3448 device is the
Twin Generic Logic Block (Twin GLB) labelled A0, A1...N3.
There are a total of 56 of these Twin GLBs in the ispLSI
3448 device. Each Twin GLB has 24 inputs, a programmable AND array and two OR/Exclusive-OR Arrays, and
eight outputs which can be configured to be either combinatorial or registered. All Twin GLB inputs come from
the GRP.
• ispDesignEXPERT™ – LOGIC COMPILER AND COMPLETE ISP DEVICE DESIGN SYSTEMS FROM HDL
SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
— Superior Quality of Results
— Tightly Integrated with Leading CAE Vendor Tools
— Productivity Enhancing Timing Analyzer, Explore
Tools, Timing Simulator and ispANALYZER™
— PC and UNIX Platforms
Copyright © 2000 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
3448_06
1
February 2000
Discontinued Product (PCN #06-07). Contact Rochester Electronics for Availability.
www.latticesemi.com/sales/discontinueddevicessales.cfm
In-System Programmable High Density PLD
