HOME＞在庫検索＞在庫情報
TC74HC107AFF
TC74HC107AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC107AP,TC74HC107AF Dual J-K Flip Flop with Clear The TC74HC107A is a high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. In accordance with the logic levels applied to the J and K inputs, the outputs change state on the negative going transition of the clock pulse. CLR is independent of the clock and is accomplished by a low logic level on the input. All inputs are equipped with protection circuits against static discharge or transient excess voltage. TC74HC107AP TC74HC107AF Features • High speed: fmax = 75 MHz (typ.) at VCC = 5 V • Low power dissipation: ICC = 2 μA (max) at Ta = 25°C • High noise immunity: VNIH = VNIL = 28% VCC (min) • Output drive capability: 10 LSTTL loads • • Symmetrical output impedance: |IOH| = IOL = 4 mA (min) ∼ Balanced propagation delays: tpLH − tpHL • Wide operating voltage range: VCC (opr) = 2~6 V • Pin and function compatible with 74LS107 Weight DIP14-P-300-2.54 SOP14-P-300-1.27A : 0.96 g (typ.) : 0.18 g (typ.) Pin Assignment IEC Logic Symbol 1 2012-02-29
TOSHIBA
株式会社 東芝セミコンダクター＆ストレージ社
日本
半導体部門、DRAM、フラッシュメモリ、プロセッサ、汎用LSI
見積依頼→在庫確認→見積回答→注文→検収→支払 となります。
