HOME＞在庫検索＞在庫情報
74AC154N
54154 DM54154 DM74154 4-Line to 16-Line Decoders Demultiplexers General Description Features Each or these 4-line-to-16-line decoders utilizes TTL circuitry to decode four binary-coded inputs into one of sixteen mutually exclusive outputs when both the strobe inputs G1 and G2 are low The demultiplexing function is performed by using the 4 input lines to address the output line passing data from one of the strobe inputs with the other strobe input low When either strobe input is high all outputs are high These demultiplexers are ideally suited for implementing high-performance memory decoders All inputs are buffered and input clamping diodes are provided to minimize transmission-line effects and thereby simplify system design Y Y Y Y Y Y Y Decodes 4 binary-coded inputs into one of 16 mutually exclusive outputs Performs the demultiplexing function by distributing data from one input line to any one of 16 outputs Input clamping diodes simplify system design High fan-out low-impedance totem-pole outputs Typical propagation delay 3 levels of logic 19 ns Strobe 18 ns Typical power dissipation 170 mW Alternate Military Aerospace device (54154) is available Contact a National Semiconductor Sales Office Distributor for specifications Connection Diagram Dual-In-Line Package TL F 6548 – 1 Order Number 54154DMQB 54154FMQB DM54154J or DM74154N See NS Package Number J24A N24A or W24C C1995 National Semiconductor Corporation TL F 6548 RRD-B30M105 Printed in U S A 54154 DM54154 DM74154 4-Line to 16-Line Decoders Demultiplexers June 1989 Function Table Inputs Outputs G1 G2 D C B A 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 L L L L L L L L L L L L L L L L L H H L L L L L L L L L L L L L L L L H L H L L L L L L L L H H H H H H H H X X X L L L L H H H H L L L L H H H H X X X L L H H L L H H L L H H L L H H X X X L H L H L H L H L H L H L H L H X X X L H H H H H H H H H H H H H H H H H H H L H H H H H H H H H H H H H H H H H H H L H H H H H H H H H H H H H H H H H H H L H H H H H H H H H H H H H H H H H H H L H H H H H H H H H H H H H H H H H H H L H H H H H H H H H H H H H H H H H H H L H H H H H H H H H H H H H H H H H H H L H H H H H H H H H H H H H H H H H H H L H H H H H H H H H H H H H H H H H H H L H H H H H H H H H H H H H H H H H H H L H H H H H H H H H H H H H H H H H H H L H H H H H H H H H H H H H H H H H H H L H H H H H H H H H H H H H H H H H H H L H H H H H H H H H H H H H H H H H H H L H H H H H H H H H H H H H H H H H H H L H H H H e High Level L e Low Level X e Don’t Care Logic Diagram TL F 6548 – 2 3
弊社からの見積回答メールの返信又はFAXにてお願いします。
