MC74HC393
Dual 4−Stage
Binary Ripple Counter
High−Performance Silicon−Gate CMOS
The MC54/74HC393 is identical in pinout to the LS393. The device
inputs are compatible with standard CMOS outputs; with pullup
resistors, they are compatible with LSTTL outputs.
This device consists of two independent 4−bit binary ripple counters
with parallel outputs from each counter stage. A ÷ 256 counter can be
obtained by cascading the two binary counters.
Internal flip−flops are triggered by high−to−low transitions of the
clock input. Reset for the counters is asynchronous and active−high.
State changes of the Q outputs do not occur simultaneously because of
internal ripple delays. Therefore, decoded output signals are subject to
decoding spikes and should not be used as clocks or as strobes except
when gated with the Clock of the HC393.
•
•
•
•
•
•
•
Output Drive Capability: 10 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2 to 6 V
Low Input Current: 1 μA
High Noise Immunity Characteristic of CMOS Devices
In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
Chip Complexity: 236 FETs or 59 Equivalent Gates
http://onsemi.com
J SUFFIX
CERAMIC PACKAGE
CASE 632−08
14
1
N SUFFIX
PLASTIC PACKAGE
CASE 646−06
14
1
D SUFFIX
SOIC PACKAGE
CASE 751A−03
14
1
ORDERING INFORMATION
MC54HCXXXJ
MC74HCXXXN
MC74HCXXXD
Ceramic
Plastic
SOIC
PIN ASSIGNMENT
LOGIC DIAGRAM
CLOCK a
CLOCK
RESET
1, 13
5, 9
6, 8
VCC
2
13
CLOCK b
Q1
Q1a
3
12
RESET b
Q2
Q2a
4
11
Q1b
Q3
Q3a
5
10
Q4
Q2b
Q4a
6
9
Q3b
GND
BINARY
COUNTER
4, 10
14
RESET a
3, 11
1
7
8
Q4b
2, 12
PIN 14 = VCC
PIN 7 = GND
FUNCTION TABLE
Inputs
Clock
© Semiconductor Components Industries, LLC, 2006
June, 2006 − Rev. 7
1
Reset
Outputs
X
H
L
H
L
L
L
L
L
No Change
No Change
No Change
Advance to
Next State
Publication Order Number:
MC74HC393/D
